Layout Engineering Manager at OLIX

✨ The Stack take on this OLIX job

• 🏢 OLIX has 7 jobs here, 4 with visa sponsorship see all
• 🛂 Skilled Worker visa. Standard minimum salary: £41,700 a year guide

Updated 2026-11-05, from our data and official sources.

Apply with your AI assistant

With The Stack connected to Claude, ChatGPT or Cursor, paste this. Your assistant tailors your CV and cover letter, checks the visa facts and gives you the apply link.

Help me apply to this job on The Stack: https://jobs.trythestack.co/jobs/layout-engineering-manager-olix

Not connected yet? Connect in a minute. To help your user apply, call the MCP tool prepare_application with slug "layout-engineering-manager-olix": it returns the apply link, the visa facts and a CV and cover letter checklist. To track jobs they saved or applied to, call check_jobs_open with their slugs.

About the role

Responsibilities:
- Architect and execute full‑custom analog and mixed‑signal layouts (high-speed ADC/DAC, SerDes front-ends, PLLs/CDRs, TIAs, LDOs, bandgaps) in advanced FinFET nodes.
- Own floor-planning, power-grid strategy, shielding, and signal-integrity for high-speed blocks; collaborate with circuit designers to meet PPA and noise/matching targets.
- Lead block- and chip-level AMS integration (hierarchical assembly, abutment, ESD/latch-up, antenna mitigation, seal-/PAD-ring design) and manage tape-out activities.
- Drive physical verification and post-layout sign-off: DRC/LVS, parasitic extraction, EM/IR analysis across PVT corners; iterate to closure.
- Build layout automation (SKILL scripts, parameterized PCells), manage PDK/IP libraries and design-data workflows, and coordinate cross-functional execution with internal and external partners.

Requirements:
- 8+ years of full‑custom analog/mixed‑signal layout experience with at least three taped-out products containing high-speed analog content.
- Tape-out experience in advanced CMOS FinFET (≤16 nm) with deep understanding of FinFET-specific rules, matching, and parasitics.
- Expert command of Cadence Virtuoso (Layout/Suite, Schematic, ADE) and experience with physical‑verification flows (Calibre or Pegasus/PVS).
- Hands-on experience with parasitic extraction and EM/IR tools (xACT/PEX, Quantus QRC, Voltus, Totem or equivalent) and post-layout closure methodology.
- Proficiency in SKILL scripting, layout automation, GDSII/OASIS flows, PDK/IP management, strong leadership and cross-team coordination skills.

Responsibilities

Lead the architecture, planning, and execution of full-custom analog and mixed-signal layouts for high-speed data converters and SerDes in advanced FinFET nodes. Manage the layout PDK/IP library, drive physical verification sign-off, and lead teams of internal and external design partners.

Requirements

Requires 8+ years of experience in full-custom analog/mixed-signal IC layout with at least three taped-out products in advanced CMOS FinFET (16nm or below). Must be an expert in Cadence Virtuoso and physical verification tools, with proficiency in SKILL scripting and leadership experience.

Key skills

• Analog Layout — not in any other listing on The Stack
• Mixed-Signal IC Layout — not in any other listing on The Stack
• CMOS FinFET — not in any other listing on The Stack
• Cadence Virtuoso — not in any other listing on The Stack
• Physical Verification — not in any other listing on The Stack
• SKILL Scripting — not in any other listing on The Stack
• Parasitic Extraction — not in any other listing on The Stack
• EM/IR-drop Sign-off — not in any other listing on The Stack
• Floor-planning
• PDK/IP Library Management
• Tape-out Execution
• People Management

On The Stack (as of 2026-11-05)

• OLIX has 6 other listings on The Stack, 3 of them marked as offering visa sponsorship.
• 214 visa-sponsored jobs in the United Kingdom on The Stack, posted in the last 60 days.
• 37 visa-sponsored engineering manager jobs in Europe on The Stack, posted in the last 60 days.

Frequently asked questions about OLIX

Is this Layout Engineering Manager role still open?

It was posted on 2026-05-05. Listings more than 30 days old may no longer be active, so check OLIX's site before applying.

Does OLIX offer visa sponsorship?

This listing is marked as offering visa sponsorship. Eligibility rules are set by the employer, so check the details on OLIX's site.

Where is this role located?

The listing gives the location as Bristol , United Kingdom. It is marked on-site.

What skills does this role ask for?

The listing names: Analog Layout, Mixed-Signal IC Layout, CMOS FinFET, Cadence Virtuoso, Physical Verification, SKILL Scripting, Parasitic Extraction, EM/IR-drop Sign-off, Floor-planning, PDK/IP Library Management, Tape-out Execution, People Management.